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ABSTRACT
Multiple patterning lithography (MPL) has been widely adopted in
advanced technology nodes of VLSI manufacturing. As a key step in
the design flow, layout decomposition for MPL is critical to design
closure. Various algorithms have been proposed to speedup layout
decomposition and meanwhile maintain the performance. However,
due to the complicated design flow, heavy engineering effort for in-
tegration and tuning is required to reproduce them, raising the bar
for further advancing the field. This paper presents OpenMPL [1],
an open-source multiple patterning layout decomposition frame-
work, with efficient implementations of various state-of-the-art al-
gorithms. Experiments are conducted on widely-recognized bench-
marks and promising results are demonstrated.
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1 INTRODUCTION
According to Moore’s law, the density of transistors in integrated
circuits (ICs) would double every two years, and features sizes go to
extremely small due to aggressive scaling. Nevertheless, the next-
generation of lithography technology is still under development
which limits the production of denser integrated circuits.
Multiple patterning layout decomposition (MPLD) has been
adopted for improving the lithography resolution. The key idea of
MPLD is to divide features that are close to each other into differ-
ent masks, such that within each mask, the features are far away
enough for existing lithography technique. MPLD includes double
patterning layout decomposition (DPLD), triple patterning layout
decomposition (TPLD) and quadratic patterning layout decompo-
sition (QPLD), according to the number of masks. This problem
is very difficult since it is a variation to graph coloring problem,
which is NP-hard for k ≥ 3. Figure 1 is an example of TPLD.
Many algorithms have been proposed to solve MPLD, and the
high speed of operation is the first target. In this paper, we present a
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Figure 1: An example of TPLD. (a) The original layout; (b)
The constructed layout graph; (c) Coloring on the layout
graph; (d) The final decomposed layout with three masks
(each color corresponds to one mask).
general framework, OpenMPL, for MPLD and provide efficient im-
plementation for state-of-the-art layout decomposition algorithms,
including integer linear programming (ILP) [2–4], linear program-
ming (LP) [5], semidefinite programming (SDP) [2, 6–9], backtrack-
ing algorithm and dancing links [10], and some heuristic methodolo-
gies [11, 12]. To help solve this problem, some speed-up techniques
are incorporated, including Hiding Low Degree Nodes [2, 5, 13],
Merging 4-Clique [5], and Biconnected Components Decomposi-
tion [5, 12, 14, 15]. These three speed-up techniques have been
widely used and proven to be efficient.
The rest of this paper is organized as follows. Section 2 introduces
several MPLD techniques, the speed-up techniques and some other
methods implemented in our framework OpenMPL [1]. Section 3
lists some preliminary experimental results, followed by conclusion
and future work in Section 4.
2 THE OpenMPL FRAMEWORK
OpenMPL is a general framework for various decomposition algo-
rithms and different levels of speed-up techniques. These methods
are well embedded into the framework with unified interfaces. The
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Figure 2: The workflow of OpenMPL.
framework operation flow is in Figure 2. All the algorithms are im-
plemented in C++ and can be deployed on Linux. Technical details
are as follows.
2.1 Layout Decomposition Methods
For a given undirected layout graph G = (V ,E), every node vi ∈ V
corresponds one pattern in circuit, each edge ei j ∈ E is used to
characterize the relationships between patterns (conflict or stitch).
Further, E = {CE ∪ SE}, where SE is the set of stitch edges and CE
is the set of conflict edges. The MPLD problem can be formulated
as below:
min
x
∑
ci j +
∑
si j , (1a)
s.t. ci j = (xi == x j ), ∀ei j ∈ CE, (1b)
si j = xi ⊕ x j , ∀ei j ∈ SE, (1c)
xi ∈ {0, 1, . . . ,k}, ∀i ∈ V , (1d)
where xi is a variable for the k available colors of the pattern
vi , ci j is a binary variable representing conflict edge ei j ∈ CE
and si j stands for stitch edge ei j ∈ SE. If two nodes, xi and x j ,
within the minimal coloring distance are assigned the same color
(i.e. xi == x j ), then ci j = 1. To solve the conflicts, we may introduce
stitches to split the original patterns into several touching parts,
which may leads to overlapping issues and thus reducing yields.
There are lots of candidate stitch insertion positions, and we only
choose some stitches from those candidates. The objective function
is to minimize the number of conflicts and stitches at the same time.
• Integer Linear Programming: Equation (1) is nonlinear
and difficult to solve. Awidely usedmethod to solve this prob-
lem is Integer linear programming (ILP) [2, 16–18], which
converts this problem into linear programming by binary
encoding of vertex colors and replaces the color comparison
operations with a set of inequality constraints. ILP can be
easily extended to solve different types of coloring problem,
including TPLD and QPLD. Our framework is based on the
theory proposed in [2]. We use Gurobi [19], Lemon [20] and
CBC [21] as ILP solvers for OpenMPL.
• Linear Programming: Compared with integer linear pro-
gramming, linear programming (LP) [5] constructs themodel
without strict constraints on integers and relaxes the prob-
lem to non-integer solution space. Then LP uses iterative
rounding methods to converge the results into integer solu-
tion space. In our work, LP is solved by calling Gurobi API
[19].
• Semidefinite Programming: The discrete integer program-
ming solving process of Equation (1) is NP-hard. As shown
in [2, 7, 8], We can use semidefinite programming to relax
the problem and therefore can be solved in polynomial time.
CSDP [22] and OpenBLAS [23] are used in our work as the
semidefinite programming solvers.
• Backtracking: Backtracking is a DFS fashion algorithm,
used to find solutions with some constraints in the whole
solution space. We also provide the backtracking solver in
our framework. Though backtracking is widely used, its
performance is unsatisfactory for complicated graphs.
• Dancing Links: Different from original dancing links and
algorithm X, dancing link solver [10] concludes conflicts
earlier through BFS style traversal, treating this problem as
an exact cover problem. In OpenMPL, this solver is still an
independent component and needs more optimization.
Users of our framework can specify which algorithm is adopted
and the number of available colors.
2.2 Layout Simplification
Layout graph simplification techniques can be used to reduce the
graph size and therefore reduce the computational complexity. We
only need to deal with the smaller graph without affecting the
final result if the graph is simplified. Four simplification levels are
supported in our framework with [24]:
• Level 0: No simplification. Use the whole original layout
graph as the input.
• Level 1: HIDE_SMALL_DEGREE. Temporarily remove the
nodes whose degree is smaller than the number of color
variables [2, 5, 13]. After the coloring of the remaining nodes
in the graph, we will recover these nodes back to the graph
and assign them suitable colors sequentially. We conduct the
remove process iteratively until all the low-degree nodes are
removed.
• Level 2: MERGE_SUBK4. Detect andmerge four-clique struc-
tures [5]. Obviously, 4-clique is not 3-colorable and cannot be
solved through simple algorithms, which may need design
correction. This method can also be used in native conflict
detections.
• Level 3: BICONNECTED_COMPONENT. Biconnected com-
ponent decomposition [5, 12, 14, 15]. After partitioning the
original layout graph into several independent components,
we can conduct the layout decomposition algorithms on each
component in parallel. After coloring, we then compose the
components together to obtain final results.
It is necessary to keep popping order during node recovery, so
we store all the temporarily-removed nodes in the stack during
simplification. Then we add the nodes back according to the stack
ordering in the recovery process. Since each component is processed
independently in parallel, it is possible that the shared nodes in
different components may have different colors. Therefore, color
rotation is also implemented in our framework to tackle that.
2.3 Additional Features
Besides the algorithms and simplification levels, additional features
are supported.
• OpenMPL supports multithreading operation and users
can specify the number of threads. The graph components
are solved in parallel and the layout decomposition algo-
rithms also support multithreading computations.
• We can identify all the possible positions for stitches through
pattern projections in stitch insertion. The insertion strate-
gies for different MPLD problems are distinct from each
other. The TPLD and QPLD are more complex while DPLD
is relatively simpler. Currently, a prototype version of stitch
insertion has been implemented and a comprehensive one
will be integrated into the framework soon.
In practice, a pattern in the layout may be polygon or rectan-
gle. Consequently, the storages may vary from each other. For
polygonal inputs, to simplify the storage structure design and save
space, OpenMPL firstly decomposes the polygons to rectangles.
After reading the whole input file, DFS is utilized to find connected
components and re-union rectangles into polygons. For rectangle
circuits, we directly store these patterns without further operations.
Despite this, to guarantee the performance, users can still spec-
ify the shape, POLYGON or RECTANGLE, to avoid unnecessary
calculations. We use Boost [25] as the basic graphics library.
3 EXPERIMENTAL RESULTS
We conduct a set of experiments on ISCAS_sim and ISCAS_total
benchmarks which are widely used in previous works.
Four layout decomposition algorithms, ILP, LP, SDP and Back-
tracking are tested on both QPLD and TPLD. For QPLD, we set
the coloring distance as 160nm and the thread number is 8. As to
TPLD, the coloring distance is 120nm and the thread number is 8.
The graph simplification level is 3 (BICONNECTED_COMPONENT).
The CPU time (s) of TPLD and QPLD experiments are in Figure 3
and Figure 4, respectively. The CPU time contains the time of the
file I/O operations, graph simplifications, layout decompositions
and graph recoveries. Since CPU times vary widely for different
circuits, the results in the charts have been taken the logarithm of 2.
In Figure 3 and Figure 4, some CPU times are negative because the
time consumed are much less than 2 seconds. For the cases whose
CPU times are more than 3600 seconds, we directly terminated the
computations and the CPU times are not listed. The numbers of
conflicts for TPLD and QPLD are in Figure 5 and Figure 6. Because
we have already inserted candidate stitches into the layout graphs
to eliminates some conflicts, the final conflict numbers in the charts
mean the unsolved conflicts during to the design defects. The con-
flict numbers of the cases which need very high CPU times are also
not shown in the charts.
4 CONCLUSION AND FUTUREWORK
OpenMPL is a general framework which provides unified interfaces
for layout decomposition algorithms and graph simplification speed-
up techniques. Multithreading is also supported in our framework.
All of these are customizable and users can switch between these
options freely.
This version of OpenMPL uses the preprocessed circuits as the
inputs in which the candidates stitches have already been identified.
We have already developed a simple version of stitches insertion
program, and in near future a comprehensive one will be integrated
into OpenMPL. The alpha version of dancing link solver has been
integrated into the system and it is being actively optimized for
further improvement.
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Figure 3: The CPU times of TPLD experiments.
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Figure 4: The CPU times of QPLD experiments.
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Figure 5: The numbers of conflicts of TPLD experiments.
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Figure 6: The numbers of conflicts of QPLD experiments.
